


01_ Block Diagram
02_ System Setting
03_ Power Sequence
04_ Clock Gen_ICS9LPR426
05_ Diamondville_BUS
06_ Diamondville_PWR
07_NB-945GMS(HOST)
08_NB-945GMS(DMI)
09_NB-945GMS(GRAPHIC)
10_NB-945GMS(DDR2)
11_NB-945GMS(PWR)
12_NB-945GMS(PWR2)
13_NB-945GMS(GND)
14_SB-ICH7M(PWR)
15_SB-ICH7M(1)
16_SB-ICH7M(2)
17_SB-ICH7M(3)
18_DDR2 SODIMM
19_DDR2 Termination
20_Onboard VGA
21_LCD Conn_LID
22_PCIEEx 3.5G & Ext. Antenna
23_Mini WIFI+ BT
24_LAN_Atheros AR8113
25_MDC_RJ11_RJ45
26_HD + Flash Conn
27_USB Port
28_Camera Conn
29_Card Reader_AU6336C52
30_Codec_ALC269
31_Audio_AMP_Jack
32_EC_ENE KB3310
33_EC_UART controller
34_Switch_SPI ROM_Debug Conn
35_Thermal Sensor_FAN
36_KB_Touch Pad
37_LED_THERMTRIP
38_Discharge
39_PWR Jack
40_Srew Hole
41_EMI
42_POWER FLOW
43_Vcore
44_Power System
45_Power_+1.8V & VTTDDR
46_Power_VCCP
47_Power_+1.5VS & +2.5VS
48_Power_Charger
49_EC Pin Define
49_History



**EEE PC 701 PCB version**

GPI37	GPI38	GPI39	PCB version
0	0	0	
0	0	0	
0	0	1	
0	0	1	
0	1	0	
0	1	0	
0	1	1	
0	1	1	
1	0	0	
1	0	0	
1	0	1	
1	0	1	
1	1	0	
1	1	0	
1	1	1	
1	1	1	

**USB**

USB 0	Flash Conn
USB 1	USB Conn
USB 2	USB Conn
USB 3	USB Conn
USB 4	Card Reader
USB 5	Minicard
USB 6	NC
USB 7	Camera







**PCIE**

PCIE 1	NC
PCIE 2	LAN
PCIE 3	Minicard
PCIE 4	NC

**Azalia**

ACZ_SDIN0	CODEC
ACZ_SDIN1	MODEM
ACZ_SDIN2	NC








1:Disable  
0:Enable

PEREQ1:PCIEx0 & PCIEx1  
PEREQ2:PCIEx2 & PCIEx3 & SATA  
PEREQ3:PCIEx4 & PCIEx5 & PCIEx6

FSC	FSB	FSA	CPU	PCIE	SATA
0	0	1	133	100	100
1	0	1	100	100	100








Power :  
+VCCP

### RCOMP

For Calibrating the FSB I/O Buffer




### SCOMP

For Slew Rate Compensation on the FSB




### Voltage Swing


For Providing a Reference Voltage to The FSB RCOMP circuits



Signal voltage level =  
0.3125\*VCCP  
Trace should be 10 mil wide  
with 20 mil spacing





### AGTL+ I/O Voltage Reference




Layout Note:  
0.1uF should be placed 100mils or less from GMCH pin.


BCLK	FSB	BSEL0	BSEL1	BSEL2
133	533	L	L	H
166	667	L	H	H



CheckList notes :Can be left as NC








/X



<b>ASUS</b>		<b>Title : NB-945GMS(GRAPHIC)</b>	
ASUSTeK COMPUTER INC.		Engineer: <b>Satan_He</b>	
Size A4	Project Name <b>P901</b>		Rev 1.1G
Date: Monday, May 19, 2008		Sheet	9 of 50

18 MA\_DQS[7:0] << >> 18  
18 MA\_DM[7:0] << >> 18

18 MA\_DQ[63:0] << >>  
18 MA\_DQ[63:0] << >>




DDR2 SYSTEM MEMORY



IX

<b>ASUS</b>		Title : NB-945GMS(DDR2)	
ASUSTek COMPUTER INC.		Engineer: Satan He	
Size A3	Project Name <b>P901</b>		Rev 1.1G
Date: Monday, May 19, 2008		Sheet	10 of 50



NCTF

CFG\_19(K28) Strapping :

DMI LANE Reversal:


0:Normal Operation (Default)

1.:Reversal Lanes, 3->0,2->1..etc

Note:945GMS doesn't support DMI Lane Reversal


/X






Vcc1\_5\_A=0.64A

U2E		P28	
A4	Vss1	Vss98	R1
A23	Vss2	Vss100	R11
B1	Vss3	Vss101	R12
B8	Vss4	Vss102	R13
B11	Vss5	Vss103	R14
B14	Vss6	Vss104	R15
B17	Vss7	Vss105	R16
B20	Vss8	Vss106	R17
B26	Vss9	Vss107	R18
B28	Vss10	Vss108	T6
C2	Vss11	Vss109	T12
C6	Vss12	Vss110	T13
C27	Vss13	Vss111	T14
D10	Vss14	Vss112	T15
D13	Vss15	Vss113	T16
D18	Vss16	Vss114	T17
D21	Vss17	Vss115	U4
D24	Vss18	Vss116	U12
E1	Vss19	Vss117	U24
E2	Vss20	Vss118	U14
E4	Vss21	Vss119	U15
E8	Vss22	Vss120	U16
F15	Vss23	Vss121	U17
F4	Vss24	Vss122	U25
F5	Vss25	Vss123	U26
F12	Vss26	Vss124	V13
F27	Vss27	Vss125	V15
F28	Vss28	Vss126	V24
G1	Vss29	Vss127	V27
G2	Vss30	Vss128	V28
G5	Vss31	Vss129	V30
G6	Vss32	Vss130	V31
G9	Vss33	Vss131	V32
G14	Vss34	Vss132	V33
G18	Vss35	Vss133	V34
G21	Vss36	Vss134	V35
G24	Vss37	Vss135	V36
G25	Vss38	Vss136	V37
G26	Vss39	Vss137	V38
H3	Vss40	Vss138	V39
H4	Vss41	Vss139	V40
H5	Vss42	Vss140	V41
H24	Vss43	Vss141	V42
H27	Vss44	Vss142	V43
H28	Vss45	Vss143	V44
J1	Vss46	Vss144	V45
J2	Vss47	Vss145	V46
J5	Vss48	Vss146	V47
J24	Vss49	Vss147	V48
J25	Vss50	Vss148	V49
K24	Vss51	Vss149	V50
K27	Vss52	Vss150	V51
K28	Vss53	Vss151	V52
L13	Vss54	Vss152	V53
L15	Vss55	Vss153	V54
L24	Vss56	Vss154	V55
L25	Vss57	Vss155	V56
L26	Vss58	Vss156	V57
M3	Vss59	Vss157	V58
M4	Vss60	Vss158	V59
M5	Vss61	Vss159	V60
M12	Vss62	Vss160	V61
M13	Vss63	Vss161	V62
M14	Vss64	Vss162	V63
M15	Vss65	Vss163	V64
M16	Vss66	Vss164	V65
M17	Vss67	Vss165	V66
M24	Vss68	Vss166	V67
M27	Vss69	Vss167	V68
M28	Vss70	Vss168	V69
N1	Vss71	Vss169	V70
N2	Vss72	Vss170	V71
N5	Vss73	Vss171	V72
N6	Vss74	Vss172	V73
N11	Vss75	Vss173	V74
N12	Vss76	Vss174	V75
N13	Vss77	Vss175	V76
N14	Vss78	Vss176	V77
N15	Vss79	Vss177	V78
N16	Vss80	Vss178	V79
N17	Vss81	Vss179	V80
N18	Vss82	Vss180	V81
N24	Vss83	Vss181	V82
N25	Vss84	Vss182	V83
N26	Vss85	Vss183	V84
P3	Vss86	Vss184	V85
P4	Vss87	Vss185	V86
P12	Vss88	Vss186	V87
P13	Vss89	Vss187	V88
P14	Vss90	Vss188	V89
P15	Vss91	Vss189	V90
P16	Vss92	Vss190	V91
P17	Vss93	Vss191	V92
P24	Vss94	Vss192	V93
P27	Vss95	Vss193	V94
P27	Vss96	Vss194	V95



**Title :** SB-ICH7M(PWR)  
**Engineer:** Satan He




Size	Project Name	Rev
Custom	P901	1.1G
Date: Monday, May 19, 2008		Sheet 14 of 50























S SMB\_CLK >>> S\_SMB\_CLK 4  
S SMB\_DATA >>> S\_SMB\_DATA 4



WLAN_LED	WLAN	BT
High	v	v
High	v	x
High	x	v
Low	x	x



PCB\_VID3 : PROJECT CODE



/X




STD Type




DIMM1A


MA_MA0	102	A0	DQ0	5	MA_DQ0
MA_MA1	101	A1	DQ1	7	MA_DQ1
MA_MA2	100	A2	DQ2	17	MA_DQ2
MA_MA3	99	A3	DQ3	19	MA_DQ3
MA_MA4	98	A4	DQ4	4	MA_DQ4
MA_MA5	97	A5	DQ5	6	MA_DQ5
MA_MA6	94	A6	DQ6	14	MA_DQ6
MA_MA7	92	A7	DQ7	16	MA_DQ7
MA_MA8	91	A8	DQ8	25	MA_DQ8
MA_MA9	90	A9	DQ9	35	MA_DQ9
MA_MA10	105	A10/AP	DQ10	37	MA_DQ10
MA_MA11	90	A11	DQ11	20	MA_DQ11
MA_MA12	89	A12	DQ12	22	MA_DQ12
MA_MA13	116	A13	DQ13	36	MA_DQ13
MA_MA14	86	A14	DQ14	38	MA_DQ14
MA_MA15	85	A15	DQ15	43	MA_DQ15
MA_MA16	84	A16	DQ16	45	MA_DQ16
MA_MA17	107	BA0	DQ17	55	MA_DQ17
MA_MA18	106	BA1	DQ18	57	MA_DQ18
MA_MA19	110	BA2	DQ19	58	MA_DQ19
MA_MA20	115	CK0	DQ20	61	MA_DQ20
MA_MA21	30	CK1	DQ21	63	MA_DQ21
MA_MA22	32	CK2	DQ22	73	MA_DQ22
MA_MA23	164	CK3	DQ23	75	MA_DQ23
MA_MA24	166	CK4	DQ24	62	MA_DQ24
MA_MA25	79	CK5	DQ25	64	MA_DQ25
MA_MA26	80	CK6	DQ26	74	MA_DQ26
MA_MA27	113	CK7	DQ27	76	MA_DQ27
MA_MA28	108	CK8	DQ28	123	MA_DQ28
MA_MA29	109	CK9	DQ29	125	MA_DQ29
MA_MA30	198	CK10	DQ30	135	MA_DQ30
MA_MA31	200	CK11	DQ31	137	MA_DQ31
MA_MA32	197	CK12	DQ32	124	MA_DQ32
MA_MA33	195	CK13	DQ33	126	MA_DQ33
MA_MA34	114	CK14	DQ34	134	MA_DQ34
MA_MA35	119	CK15	DQ35	136	MA_DQ35
MA_MA36	10	CK16	DQ36	141	MA_DQ36
MA_MA37	26	CK17	DQ37	143	MA_DQ37
MA_MA38	52	CK18	DQ38	151	MA_DQ38
MA_MA39	67	CK19	DQ39	153	MA_DQ39
MA_MA40	130	CK20	DQ40	140	MA_DQ40
MA_MA41	147	CK21	DQ41	142	MA_DQ41
MA_MA42	170	CK22	DQ42	152	MA_DQ42
MA_MA43	185	CK23	DQ43	154	MA_DQ43
MA_MA44	13	CK24	DQ44	157	MA_DQ44
MA_MA45	31	CK25	DQ45	159	MA_DQ45
MA_MA46	51	CK26	DQ46	173	MA_DQ46
MA_MA47	70	CK27	DQ47	175	MA_DQ47
MA_MA48	131	CK28	DQ48	158	MA_DQ48
MA_MA49	148	CK29	DQ49	160	MA_DQ49
MA_MA50	169	CK30	DQ50	174	MA_DQ50
MA_MA51	188	CK31	DQ51	176	MA_DQ51
MA_MA52	11	CK32	DQ52	179	MA_DQ52
MA_MA53	29	CK33	DQ53	181	MA_DQ53
MA_MA54	49	CK34	DQ54	189	MA_DQ54
MA_MA55	68	CK35	DQ55	191	MA_DQ55
MA_MA56	129	CK36	DQ56	180	MA_DQ56
MA_MA57	146	CK37	DQ57	182	MA_DQ57
MA_MA58	167	CK38	DQ58	192	MA_DQ58
MA_MA59	186	CK39	DQ59	194	MA_DQ59


DDR\_DIMM\_200P  
12G025332003






GROUP1  
GROUP2  
SWAP










U25上:VR5 & VR6-->22 OHM  
U25 /X :VR5 & VR6 -->0 OHM





VGA use 12G10110015W & 12G10110015N





Pin:  
2->6: (1A->1B)  
5->3: (2A->2B)





ASUS		Title : Onboard VGA	
ASUSTek Computer INC.		Engineer: Kell_Huang	
Size	Project Name	Rev	
A3	P901	1.1G	
Date: Monday, May 19, 2008		Sheet	20 of 47







MINI CARD NUT(1.6mm) \*2




MINICARD use 12G03010052Q


External Antenna





CAP Near SIM Socket






2008/03/11 change









































HD Master/Slave:  
Master:Low  
Slave :NC or High  
Default :High



Naming Rule:  
IC:IU?  
R:IR?  
C:IC?  
L:IL?



## Power Control




/X


<b>ASUS</b>		<b>Title : Camera Power</b>	
ASUSTek Computer INC.		Engineer: <b>Kell_Huang</b>	
Size A4	Project Name <b>P901</b>	Rev 1.1G	
Date: Monday, May 19, 2008	Sheet 28 of 47		










Total length from speakerR+- L+- (pin40 41 44 45) to internal speaker please as short as possible(<20cm is better)




LINE\_OUT use 12G14040106N




MIC\_JACK use 12G14040106G







## R1.2G to resolve auto-boot issue




UART Control  
IC for using  
GPS module due  
to no UART on  
ENE EC












## For Touch-Pad



SW2, SW3 use 12G09103305N




## For Keyboard Connector




KSI0	EC19	2	Do Not Stuff
KSI1	EC11	2	Do Not Stuff
KSI2	EC13	2	Do Not Stuff
KSI3	EC13	2	Do Not Stuff
KSI4	EC14	2	Do Not Stuff
KSI5	EC15	2	Do Not Stuff
KSI6	EC16	2	Do Not Stuff
KSI7	EC17	2	Do Not Stuff
KSO0	EC18	2	Do Not Stuff
KSO1	EC19	2	Do Not Stuff
KSO2	EC20	2	Do Not Stuff
KSO3	EC21	2	Do Not Stuff
KSO4	EC22	2	Do Not Stuff
KSO5	EC23	2	Do Not Stuff
KSO6	EC24	2	Do Not Stuff
KSO7	EC25	2	Do Not Stuff
KSO8	EC26	2	Do Not Stuff
KSO9	EC27	2	Do Not Stuff
KSO10	EC28	2	Do Not Stuff
KSO11	EC29	2	Do Not Stuff
KSO12	EC30	2	Do Not Stuff
KSO13	EC31	2	Do Not Stuff
KSO14	EC32	2	Do Not Stuff
KSO15	EC33	2	Do Not Stuff

### for POWER LED




### for FLASH LED





### for WLAN/BlueTooth LED


R86 use 4.7K OHm 10G213472003030




### for CHARGE LED




### for POWER BOTTOM LED





















## DC IN





## BAT IN







<b>ASUS</b>		Title : Srew Hole	
ASUSTek Computer INC.		Engineer: Kell_Huang	
Size	Project Name		Rev
A3	P901		1.1G
Date: Monday, May 19, 2008		Sheet	40 of 47



















## VTT\_DDR / 0.5A



PM_LEVELDOWN#	CPU_LEVELDOWN	CPU_LEVELDOWN#	Voltage	Status
L	L	H	1.650V	Power Saving
H	L	H	1.795V	Normal
H	H	L	1.927V	Performance
L	H	L	1.782V	N/A





VREF = 5.0V  
 $f_{osc}(KHz) = 17000 / RT (KOhm)$   
 Soft start:  $ts(s) = 0.13 * CS (\mu F)$

$VTH \text{ of } -IN1: 5V / 62 * (100+62) = 13.06V$

$VTH \text{ of } ACIN: 1.25V / 25 * (185+25) = 10.5V$   
 Change PR607 and PR608 value

#### Prevent Input from 19V:

Adaptor > 13.06V, PQ603B Turn-off  
 Adaptor < 13.06V, PQ603B Turn-on

#### Battery Cell Selection:

BAT\_ID = 1, 2 Cells; Vadj2 = 0.998V  
 $\Rightarrow I_{charge} = 1.477A$   
 BAT\_ID = 0, 4/6 Cells; Vadj2 = 1.648V  
 $\Rightarrow I_{charge} = 2.517A$

#### Pre-Charging Mode:

Precharging current = 150mA  
 Vadj2 = 168.75mV

#### Adaptor Max. Current:

PR600=235.8K; Ilimit = 2.170A; 20.615W (9.5V/22W)  
 PR600=185.3K; Ilimit = 2.677A; 32.124W (12V/36W)

#### ACIN Threshold = 1.25V

Adaptor > 10.5V, System Powered by Adaptor  
 Adaptor < 10.5V, System Powered by Battery

#### Battery Charging Voltage:

Vadj3 > 4.1V  $\Rightarrow V_{bat} = 4.2V / cell$   
 $2.2V > V_{adj3} > 1.1V \Rightarrow V_{bat} = 2 * V_{adj3}$

#### Battery Charging Current:


$4.4V > V_{adj2} \geq 0V \Rightarrow$

$I_{chg} =$

$I_{adj2} = 0.075V / (25 * Rs)$

#### Input Adaptor Max. Current Limit:

$I_{limit\_current} = (V_{adj1} - 0.075) / (25 * Rs)$



#### Charging Current:

4P#	2P#	Icharge
1	0	1.480A
0	1	2.514A
0	0	2.987A

/X



## EC KB3310 GPIO SETTING

Pin	Pin Name	Signal Name	Type	Note
1	GPIO00/GA20	A20GATE	O	
2	GPIO01/KBRST#	RC_IN#	O	
6	GPIO04	EMAIL_SW#	I	Internal pull high
13	GPIO05/PCIRST#	PCI_RST#	I	
14	GPIO07	BAT_OTP	I	Battery over temperature
15	GPIO08	EXTSMH#	OD	10K pull high to +3VSB
16	GPIO0A	LID_EC#	I	Internal pull high
17	GPIO0B/ESB_CLK	NC	O	
18	GPIO0C/ESB_DAT	NC	O	
19	GPIO0D	DISTP_SW#	I	Internal pull high
20	GPIO0E/SC#	EXT_SC#	O	10K pull high to +3VSB
21	GPIO0F/PWM0	BL_PWM_DA	O	
23	GPIO10/PWM1	BAT_CRITICAL	I	Battery critical capacity
25	GPIO11/PWM2	PM_PWRBTN#	OD	Internal pull high in ICH
26	GPIO12/FANPWM1	FAN0_PWM	O	CPU Fan
27	GPIO13/FANPWM2	FAN1_PWM	O	VGA Fan
28	GPIO14/FANFB1	FAN0_TACH	I	CPU FanTach
29	GPIO15/FANFB2	FAN1_TACH	I	VGA FanTach
30	GPIO16/E51_TX	E51_TX	O	RS232 debug port
31	GPIO17/E51_RX	E51_RX	I	RS232 debug port
32	GPIO18	PWR_SW#	I	Internal pull high
34	GPIO19/PWM3	MAIL_LED#	O	
36	GPIO1A/NUMLED	NUM_LED#	O	
38	GPIO1D/CLKRUN#	NC	O	
39	GPIO20/KSO0/TP_TEST	KSO0	O	
40	GPIO21/KSO1/TP_PLL	KSO1	O	
41	GPIO22/KSO2	KSO2	O	
42	GPIO23/KSO3	KSO3	O	
43	GPIO24/KSO4	KSO4	O	
44	GPIO25/KSO5	KSO5	O	
45	GPIO26/KSO6	KSO6	O	
46	GPIO27/KSO7	KSO7	O	
47	GPIO28/KSO8	KSO8	O	
48	GPIO29/KSO9	KSO9	O	
49	GPIO2A/KSO10	KSO10	O	
50	GPIO2B/KSO11	KSO11	O	
51	GPIO2C/KSO12	KSO12	O	
52	GPIO2D/KSO13	KSO13	O	
53	GPIO2E/KSO14	KSO14	O	
54	GPIO2F/KSO15	KSO15	O	
55	GPIO30/KSI0	KSI0	I	Internal pull high
56	GPIO31/KSI1	KSI1	I	Internal pull high
57	GPIO32/KSI2	KSI2	I	Internal pull high
58	GPIO33/KSI3	KSI3	I	Internal pull high
59	GPIO34/KSI4	KSI4	I	Internal pull high
60	GPIO35/KSI5	KSI5	I	Internal pull high
61	GPIO36/KSI6	KSI6	I	Internal pull high
62	GPIO37/KSI7	KSI7	I	Internal pull high
63	GPI38/AD0	BAT_ICHG	I	
64	GPI39/AD1	BAT_CONFIG	I	Battery configuration
65	GPIO3A/AD2	BAT_SENSE	I	Battery Voltage Sensor
66	GPIO3B/AD3	BAT_TS	I	Battery Thermal Sensor
68	GPO3C/DA0	DOC	O	Trigger Clock Gen

## EC KB3310 Other Pin SETTING

Pin	Pin Name	Signal Name	Type	Note
3	SERIRQ	INT_SERIRQ	I/O	10K pull high to +3V
4	LFRAME#	LPC_FRAME#	I	
5	LAD3	LPC_AD3	I/O	
7	LAD2	LPC_AD2	I/O	
8	LAD1	LPC_AD1	I/O	
9	VCC	+3VA_EC	P	
10	LAD0	LPC_AD0	I/O	
11	GND	GND	P	
12	PCICLK	CLK_PCL_EC	I	
22	VCC	+3VA_EC	P	
24	GND	GND	P	
33	VCC	+3VA_EC	P	
35	GND	GND	P	
37	ECRST#	EC_RST#	I	100K pull high to +3VA_EC
67	AVCC	+3VACC	P	
69	AGND	AGND	P	
94	GND	GND	P	
96	VCC	+3VA_EC	P	
111	VCC	+3VA_EC	P	
113	GND	GND	P	
119	RD#/SPIDI	SPI_SO	I	
120	WR#/SPIDO	SPI_SI	O	
112	XCLKI	32KXCLKI	I	
123	XCLKO	32KXCLKO	O	
124	V18R	V18R	P	Reserved 1uF to GND
125	VCC	+3VA_EC	P	
128	SPICS#/SELMEM#	SPI_CE#	O	

Pin	Pin Name	Signal Name	Type	Note
70	GPO3D/DA1	LCD_BACKOFF#	O	
71	GPO3E/DA2	CLK_PWRSERVE#	O	
72	GPO3F/DA3	BAT_LL#	O	Battery Low Low
73	GPIO40	AC_OK	I	AC Adaptor Plug in
74	GPIO41	PM_RSMRST#	O	10K pull down to GND
75	GPI42	BAT_IN	I	
76	GPI43	CLRTC_EC	I	
77	GPIO44/SCL1	SMB0_CLK	I/O	4.7K pull high to +3VA_EC
78	GPIO45/SDA1	SMB0_DAT	I/O	4.7K pull high to +3VA_EC
79	GPIO46/SCL2	SMB1_CLK	I/O	10K pull high to +3V
80	GPIO47/SDA2	SMB1_DAT	I/O	10K pull high to +3V
81	GPIO48/KSO16	KB pin 28	I	for KB type detection
82	GPIO49/KSO17	KB pin 27	I	for KB type detection
83	GPIO4A/PSCLK1	AUO_SCL	O	for AUO, default H at S0
84	GPIO4B/PSDAT1	AUO_SDA	O	for AUO, default L at S0
85	GPIO4C/PSCLK2	AUO_CSB	O	for AUO, default H at S0
86	GPIO4D/PSDAT2	LVDD_EN	I	for AUO 7" Panel
87	GPIO4E/PSCLK3	TP_CLK	I/O	10K pull high to +3V
88	GPIO4F/PSDAT3	TP_DAT	I/O	10K pull high to +3V
89	GPIO50/SELIO#	BATSEL_3S	O	Battery series, H:3S, L:4S
90	GPIO52/E51_CS#	CHG_LED_UP#	O	
91	GPIO53/CAPLED	CAP_LED#	O	
92	GPIO54	PWR_LED_UP	O	
93	GPIO55/SCRLED	SCRLED	O	
95	GPIO56	PWR4G_SW#	I	Internal pull high
97	GPXOA00/SDICS#	SPI_MODE#	O	4.7K pull down to GND
98	GPXOA01/SDICLK	SUSC_ON	O	
99	GPXOA02/SDIDO	VSUS_ON	O	
100	GPXOA03	CPU_VRON	O	
101	GPXOA04	SUSB_ON	O	
102	GPXOA05	ICH_PWROK	O	
103	GPXOA06	VOLT_CTRL	O	
104	GPXOA07	CHG_EN#	O	Battery charging enabled
105	GPXOA08	PRECHG	O	
106	GPXOA09	SPI_WP#	O	
107	GPXOA10	OP_SD#	O	Audio OP
108	GPXOA11	BAT_LEARN	O	
109	GPXID0/SDIDI	BATSEL_2P#	O	Battery parallel, H:1P, L:2P~3P
110	GPXID1	NC	O	
112	GPXID2	THRO_CPU	O	Active if CPU temperature over spec
114	GPXID3	SUSB#	I	100K pull down to GND
115	GPXID4	SUSC#	I	100K pull down to GND
116	GPXID5	CPUPWR_GD	I	Pull high to +3V
117	GPXID6	VSUS_GD	I	
118	GPXID7	NC	O	
121	GPIO57	INTERNET#	I	Internal pull high
126	GPIO57/SPICLK	SPI_CLK	O	
127	GPIO59/TEST_CLK	NC	O	

		<b>Title : EC Pin Define</b>	
ASUSTek Computer INC.		Engineer: <b>Satan He</b>	
Size A3	Project Name <b>P901</b>	Rev 1.1G	
Date: Monday, May 19, 2008		Sheet	49 of 50